



FMC Module with four 24-bit, 625 kSPS A/D channels; two 18-bit D/A channels with on-board timing controls V1.1

FEATURES

- Four A/D Input Channels
 - ± 5V Input Range
 - 625 kSPS, 24-bit A/D
 - Differential Inputs
- Two D/A Output Channels
 - Ο 2.1µs Settling Time, 18-bit D/A
 - ± 5V Output Range
- Tachometer Input
 - Schmitt-triggered for glitch tolerance
 - Can be configured to operate differentially
- Sample Clocks and Timing Controls
 - 10MHz, ±250 ppb stability on-board reference
 - O Programmable PLL
 - Programmable Clock Frequency as low as 3.05 KHz
 - Integrated with FMC Triggers
- FMC module, VITA 57.1
 - High Pin Count no SERDES required
 - O Compatible with 1.7 and 2.5V VADJ
 - Power Monitor and Controls
 - 15W Typical Power Consumption
- Conduction Cooling per VITA 20 subset
- Environmental Ratings for -40 to 85C, 9g RMS sine, 0.1g²/Hz random vibration

APPLICATIONS

- Seismic Data Acquisition
- Audio and Acoustic Testing
- ATE
- Other High SNR Data Acquisition

SOFTWARE

- Data Acquisition, Logging and Analysis applications provided
- Windows/Linux Drivers
- C++ Host Tools
- VHDL/MATLAB Logic Tools





The FMC-SDF module features four simultaneously sampling ADCs and a dual output DAC. High resolution sigma-delta ADCs and high-resolution DACs support high dynamic range applications such as audio, ATE, and seismic data acquisition.

Clock and trigger controls include support for consistent servo loop timing, counted frames, software triggering and external triggering. The sample rate clock is either an external clock or on-board programmable PLL clock source.

The FMC-SDF power consumption is 15 W for typical operation. The module may be conduction cooled using VITA20 standard and a heat spreading plate. Ruggedization levels for wide-temperature operation are available from -40 to +85C operation and 0.1 g²/Hz vibration. Conformal coating is also available.

Support logic in VHDL is provided for integration with FPGA carrier cards. Specific support for ISI Interconnect Systems carrier cards includes integration with Framework Logic tools that support VHDL.

Software tools for ISI Interconnect Systems carrier cards include host development C++ libraries and drivers for Windows and Linux, 32/64-bit including RTOS variants. Application examples demonstrating the module features are provided. * Sampling rates in an application depend on carrier and system design.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Interconnect Systems International, LLC products and disclaimers thereto at the end of this datasheet. All trademarks are the property of their respective owners.





PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Interconnect Systems International, LLC standard warranty. Production processing does not necessarily include testing of all parameters.

This electronics assembly can be damaged by ESD. Interconnect Systems International, LLC recommends that all electronic assemblies and components circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

Product	Part Number	Description	
FMC-SDF	80348-0-L0	FMC module with four 24-bit A/Ds (625 kSPS per channel), two 18-bit DACs (2.1 μ s settling time), on-board PLL.	
	Ruggedization	Ruggedization options may be available. Contact <u>ISISales@molex.com</u> .	
Cables			
Ribbon Cable	67227	Ribbon Coaxial Cable connecting FMC module to breakout module	
Breakout	80350-1-L0	Breakout module with all SMA connectors	
FMC Hosts			
PEX-COP	80284-0-L0	PEX6-COP with LX240T-1 Speed FPGA, Gen2 x8 PCIe, x4 Aurora Port, 4 MB QDR, Dual Sample Clock Inputs	
	80284-1-L0	PEX6-COP with LX240T-2 Speed FPGA, Gen2 x8 PCIe, x4 Aurora Port, 4 MB QDR, Dual Sample Clock Inputs	
	80284-2-L0	PEX6-COP with LX315T-1 Speed FPGA, Gen2 x8 PCIe, x4 Aurora Port, 4 MB QDR, Dual Sample Clock Inputs	
	80284-3-L0	PEX6-COP with LX315-2T-2 Speed FPGA, Gen2 x8 PCIe, x4 Aurora Port, 4 MB QDR, Dual Sample Clock Inputs	
	80284-5-L0	PEX6-COP with LX550T-1 Speed FPGA, Gen2 x8 PCIe, x4 Aurora Port, 4 MB QDR, Dual Sample Clock Inputs	
	80284-6-L0	PEX6-COP with SX475T-2 Speed FPGA, Gen2 x8 PCIe, x4 Aurora Port, 4 MB QDR, Dual Sample Clock Inputs	
PEX7-COP	80382-0-L0	PEX7-COP with K325T-2 Speed FPGA, Gen2 x8 PCIe, x8 10.0 Gbps MGT lanes, External Clock and Trigger, Onboard USB JTAG Programmer	
rea/-CUP	80382-1-L0	PEX7-COP with K410T-2 Speed FPGA, Gen2 x8 PCIe, x8 10.0 Gbps MGT lanes, External Clock and Trigger, Onboard USB JTAG Programmer	





Embedded Computers Perc-K7 90502-3-L0 ePC-K7 Instrument with Xilinx Kintex 7 K325T2 FPGA, EXPRESS-SL-I7-6820EQ 32 GB ECC ET, x2 1Gbe Ethernet, x2 USB 3.0 + x1 USB 2.0, x4 SATA III, IEEE-1588 or GPS optional, Clock and Trigger I/O, Conduction or Convection Cooled 90502-4-L0 ePC-K7 Instrument with Xilinx Kintex 7 K410T-2 FPGA, EXPRESS-SL-I7-6820EQ 32 GB ECC ET, x2 1Gbe Ethernet, x2 USB 3.0 + x1 USB 2.0, x4 SATA III, IEEE-1588 or GPS optional, Clock and Trigger I/O, Conduction or Convection Cooled

BLOCK DIAGRAM





FMC-SDF Detailed Block Diagram



© 2019 ISI LLC, a molex company • Phone: (805) 482-2870 • www.isipkg.com





J2 (SAMTEC QSE-020-01-L-D-A) Connection Detail

Signal Name	J2 Pin Assignment	Description
CH0_P	1	The four ADC channel inputs. Full-scale range is ±5V.
CH0_N	5	
CH1_P	9	
CH1_N	13	
CH2_P	4	
CH2_N	8	
CH3_P	12	
CH3_N	16	
DAC0 DAC1	17 20	The two DAC channel outputs. Full-scale range is ±5V.
TACH_P	21	The differential tachometer input. Using a hysteresis comparator (Schmitt trigger), the
TACH N	24	input is shipped with TACH_N connected to 2.5V, but can be modified such that
_	27	TACH_P and TACH_N function differentially. Contact factory for detailed information.
EXT_TRIG_IN_P	28	External Trigger Input. AC-coupled, differential termination 100 ohms.
EXT_TRIG_IN_N	32	Nominally LVDS levels.
EXT_CLK_P	25	External Clock Input. AC-coupled, differential termination 100 ohms.
EXT_CLK_N	29	Nominally LVDS levels.

Note: 2.5 V logic inputs absolute maximum 2.8V, absolute minimum -0.3V







Standard Features

Analog Inputs					
Inputs	4				
Input Ranges	± 5V				
Input Type	Differential DC Coupled				
Input Impedance	4 kΩ differential 2.5 kΩ single ended				
A/D Device	Analog Devices AD7763				
A/D Resolution	24-bit				
A/D Sample Rate	Up to 625 kSPS ** Decimation feature in logic used for lower data rates				
Data Format	2's complement, 24-bit integer				
Connector	Samtec QSE-020-01-L-D-A				
Calibration	Factory calibrated. Gain and offset errors are digitally corrected in the FPGA. Non-volatile EEPROM coefficient memory.				

Analog Outputs			
Outputs	2		
Output Ranges	± 5V		
Output Type	Single ended DC Coupled		
Output Impedance	50 Ω (Back-terminated to guard against overshoot/undershoot. DC load should be high impedance > 1k Ω .)		
DAC Device	Linear Technology LTC2758		
DAC Resolution	18-bit		
DAC Update Rate	<= 400 kHz (if both channels are simultaneously updated. Will function faster if only one channel is used).		
Connector	Samtec QSE-020-01-L-D-A		

Clocks and Triggering				
Clock Sources	External, or Internal, based on Analog Devices AD9510 followed by AD9508. VCO: 110 – 150 MHz			
Input Type	Single ended, AC coupled			
Tachometer Input	Input threshold: 2.5 V Sensitivity/Hysteresis: ~100 mV			
External Clock Input Range	TBD Vpp			
External Trigger Input Range	TBD Vpp			
Input Impedance	50 Ω			





Clocks and Triggering				
Clock Sources	Internal, based on Analog Devices AD9510/AD9508 or External			
PLL Output	VCO: 110 – 150 MHz AD9510: 3.4375 – 150 MHz AD9508: 3.3569 kHz – 150 MHz			
PLL Jitter	Est. Jitter < 350 fs RMS			
PLL Resolution	\geq 12 kHz using 10 MHz reference			
Phase Noise	-155 dBc / Hz @ 100 kHz offset			
PLL Programming	Via SPI through FMC connector			
PLL Reference	External or 10 MHz on-card 10 MHz ref is ±250 ppb -40 to 85°C			
Triggering	External, software, acquire N frame			
Decimation	1:1 to 1:4095 in FPGA			
Channel Clocking	All channels are synchronous			
Multi-card Synchronization	External triggering, clock, and PLL reference are supported.			

Power Management				
Alarms	Software programmable warning and failure levels			
Over-temp Monitor	Disables analog IO power supplies			
Power Control	Channel enables and power enables			
Heat Sinking	Conduction cooling supported. System level thermal design may be required			

FMC Interface				
Ю	LA[33:0] pairs, HA[22:0] pairs, HB[12:0] pairs			
IO Standards	LA: LVDS HA: LVDS HB: LVCMOS 1.7V to 3.3V			
Required Voltages	3.3V, 12V VADJ = 1.7V to 3.3V			

Physicals			
Form Factor	Single width FMC VITA 57.1		
Size	76.5 x 69 mm		
Weight	180g (approximate, contact factory if critical to application)		
Hazardous Materials	Lead-free and RoHS compliant		

Acquisition Monitoring				
Alerts	Trigger, Queue Overflow, Channel Over- range, Timestamp Rollover, Temperature Warning, Temperature Failure, PLL Unlocked			





ABSOLUTE MAXIMUM RATINGS

Operating Temperature

Exposure to conditions exceeding these ratings may cause damage!

	-	•	•	
Parameter	Min	Max	Units	Conditions
Supply Voltage, 3.3V to GND	3.1	+3.6	v	
Supply Voltage, VPWR to GND	4.5	14	V	
Operating Temperature	0	70	С	Non-condensing, conduction cooling
Storage Temperature	-40	100	С	
ESD Rating	-	2k	v	Human Body Model
Vibration	-	9	g	9-200 Hz, Class 3.3 per ETSI EN 300 019-1-3 V2.1.2 (2003-04)
Shock	-	40	g peak	Class 3.3 per ETSI EN 300 019-1-3 V2.1.2 (2003-04)
RECOMMENDED OPERATING CON	DITIONS			
Parameter	Min	Тур	Max	Units
Supply Voltage	3.15	+3.3	+3.45	V
Supply Voltage, Nominal 12V VPWR	11.4	12	12.6	V, unless otherwise noted specified and tested with nominal 12V VPWR

С

50

© 2019 ISI LLC, a molex company • Phone: (805) 482-2870 • www.isipkg.com

0





	ELECTRICAL CHARACTERISTICS Over recommended operating free-air temperature range at 0°C to +60°C, unless otherwise noted.				
Group	Parameter	Тур	Units	Notes	
Analog Inputs (Note 1)	Bandwidth	251	kHz	-0.1dB (Assumes default internal filter)	
	SFDR	106.6 107.5 96.8 95.6 96.1 96.6	dBc	Fin = 1 kHz, ODR = 200 kHz, Vin = 1 Vpp Fin = 10 kHz, ODR = 200 kHz Vin = 1 Vpp Fin = 1 kHz, ODR = 200 kHz, Vin = 5 Vpp Fin = 10 kHz, ODR = 200 kHz, Vin = 5 Vpp Fin = 1 kHz, ODR = 200 kHz, Vin = 10 Vpp Fin = 10 kHz, ODR = 200 kHz, Vin = 10 Vpp	
	SNR	89.0 88.7 92.3 91.8 94.1 93.7	dBc	Fin = 1 kHz, ODR = 200 kHz, Vin = 1 Vpp Fin = 10 kHz, ODR = 200 kHz Vin = 1 Vpp Fin = 1 kHz, ODR = 200 kHz, Vin = 5 Vpp Fin = 10 kHz, ODR = 200 kHz, Vin = 5 Vpp Fin = 1 kHz, ODR = 200 kHz, Vin = 10 Vpp Fin = 10 kHz, ODR = 200 kHz, Vin = 10 Vpp	
	THD	-105.9 -107.5 -95.8 -95.6 -93.6 -94.1	dBc	$\label{eq:states} \begin{array}{l} \mbox{Fin} = 1 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 1 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 5 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 5 \ \mbox{Vpp} \\ \mbox{Fin} = 1 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{kHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{Fin} = 10 \ \mbox{KHz}, \ \mbox{ODR} = 200 \ \mbox{kHz}, \ \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \mbox{KHz}, \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \mbox{KHz}, \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \mbox{KHz}, \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \mbox{Vin} = 10 \ \mbox{Vpp} \\ \mbox{KHz}, \$	
Analog Outputs (Notes 2, 3)	SFDR	92.2 85.3 74.5 75.8 85.3 68.3 81.5 67.6	dBc	$\label{eq:Fin} \begin{array}{l} Fin = 1.1 \ kHz, \ ODR = 50 \ kHz, \ Vin = 5 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 50 \ kHz \ Vin = 5 \ Vpp \\ Fin = 1.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 5 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz \ Vin = 50 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 50 \ kHz \ Vin = 10 \ Vpp \\ Fin = 1.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 1.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ ODR = 400 \ kHz, \ Vin = 10 \ Vpp \\ Fin = 10.1 \ kHz, \ Vin = 10 \ Vpp \ Vin \ Vin = 10 \ Vpp \ Vin \$	
	SNR	84.2 73.7 78.0 74.9	dBc	Fin = 1.1 kHz, ODR = 50 kHz, Vin = 10 Vpp Fin = 10.1 kHz, ODR = 50 kHz Vin = 10 Vpp Fin = 1.1 kHz, ODR = 400 kHz, Vin = 10 Vpp Fin = 10.1 kHz, ODR = 400 kHz Vin = 10Vpp	
	THD	-91.8 -74.6 -84.5 -74.1 -83.1 -68.5 -81.2 -66.0	dBc	Fin = 1.1 kHz, ODR = 50 kHz, Vin = 5 Vpp Fin = 10.1 kHz, ODR = 50 kHz Vin = 5 Vpp Fin = 1.1 kHz, ODR = 400 kHz, Vin = 5 Vpp Fin = 10.1 kHz, ODR = 400 kHz Vin = 5 Vpp Fin = 1.1 kHz, ODR = 50 kHz, Vin = 10 Vpp Fin = 1.1 kHz, ODR = 50 kHz Vin = 10 Vpp Fin = 1.1 kHz, ODR = 400 kHz, Vin = 10 Vpp Fin = 1.1 kHz, ODR = 400 kHz, Vin = 10 Vpp	
	Static (DC input) INL	< ±2	LSBs		
	Channel Crosstalk	< -110	dB	Measured by connecting DAC outputs to two ADC inputs, with one channel enabled and one disabled. Sample rate = 400 kHz , frequency = 10.1 kHz .	
	Random Noise	-130.7	dBFS/Hz	Measured with DAC conveying zero output and feeding ADC at 400 kHz sample rate. A 64K FFT is applied to the result.	
	Supply Current (3.3V)	< 5.1	mA	(< 17 mW)	
Power	Supply Current (12V)	1250	mA	(15 W)	
- 0	Supply Current (2.5V VADJ)	< 5.1	mA	(<13 mW)	
	Power Dissipation	15.03	W	Total	





Notes

- 1. The ADC measurements were taken with the inputs driven complementary using a Stanford Research DS360 Function Generator. When driven single-ended, the THD and SFDR are slightly degraded.
- **2.** The outputs of the DACs were driven directly into two ADC inputs of the same unit. Accordingly, some of the distortion measured (particularly at full amplitude) will have contributions from both the DACs and ADCs.
- 3. Although, the data sheet for the LTC2758 quotes a 2.1 μ s typical settling time, the timing as implemented in the software and firmware (using the "Stream" application example) has a settling time of approximately 6 μ s. Accordingly, the best results will be obtained when the DAC update rate is slower than 100 kHz.

Digital Calibration Note

The FMC-SDF can be digitally calibrated for offset and gain. However, if the signal is clipped (outside the A/D range) the information is lost, so the raw gain is typically designed for a signal level at the A/D that is slightly less than A/D Full Scale in the bandwidth of interest to allow the nominal input range to be measured accurately without clipping when digitally calibrated.

PLL Notes

The serial clock for the ADCs (MCLK) is produced by an integer division (1~32) of the VCO output generated by the AD9510. The VCO has a tuning range of 110 - 150 MHz and the crystal reference frequency is 10 MHz. The AD7763 can function with an MCLK frequency as low as 1 MHz; however, since the maximum divide ratio for the AD9510 (32) results in a range of 3.44 - 4.68 MHz, 3.44 MHz is the lowest frequency at which the ADC can be clocked in the FMC-SDF.

The input word rate of the LTC2758 is also produced by dividing down the VCO. The required relationship between the ADC sample output rate (AD_OCLK) and the DAC input rate (LDAC):

AD_OCLK x N1 x Decimation Rate / (N2 x N3) = LDAC

where:

- N1 is divider ratio for the AD9510 that produces MCLK for the AD7763 from the VCO,
- N2 is the divider ratio for the AD9510 that produces the clock that feeds the AD9508 from the VCO,
- N3 is the divider ratio for the AD9508 that produces LDAC (and CLK1_M2C_P/N), and
- "Decimation Rate" is either 32, 64, 128, or 256 (as the AD7763 is programmed)

One useful simplification is to set either N2 or N3 equal to the decimation rate. This would then require that the ADC and DAC interface rates be related by a fraction that is rational (i.e., the ratio of whole numbers). The "Stream" program places some further restrictions on this relationship to simplify calculation of the divider ratios.





FMC Connector Pin Assignments

A1	GND	GND
2	DP1_M2C_P	N/C
	DP1_M2C_N	N/C
1	GND	GND
5	GND	GND
6	DP2_M2C_P	N/C
A7	DP2_M2C_N	N/C
A8	GND	GND
A9	GND	GND
A10	DP3_M2C_P	N/C
A11	DP3_M2C_N	N/C
A12	GND	GND
A13	GND	GND
A14	DP4_M2C_P	N/C
A15	 DP4_M2C_N	N/C
A16	GND	GND
A17	GND	GND
A18	DP5_M2C_P	N/C
A19	DP5_M2C_N	N/C
A20	GND	GND
A21	GND	GND
A22	DP1_C2M_P	N/C
A23	DP1_C2M_N	N/C
A24	GND	GND
A25	GND	GND
A26	DP2_C2M_P	N/C
A27	DP2_C2M_N	N/C
A28	GND	GND
A29	GND	GND
A30	DP3 C2M P	N/C
A31	DP3_C2M_N	N/C
A32	GND	GND
A33	GND	GND
A34	DP4_C2M_P	N/C
A35	DP4_C2M_N	N/C
A36	GND	GND
A37	GND	GND
A38	DP5 C2M P	N/C
A39	DP5_C2M_N	N/C
A40	GND	GND





C1	GND	GND	
C2	DP0_C2M_P	N/C	
C3	 DP0_C2M_N	N/C	
C4	GND	GND	
C5	GND	GND	
C6	DP0_M2C_P	N/C	
C7	DP0_M2C_N	N/C	
C8	GND	GND	
C9	GND	GND	
C10	LA06_P	FMC_DAC_SCK	
C11	LA06_N	FMC_DAC_SDI	
C12	GND	GND	
C13	GND	GND	
C14	LA10_P	FMC_DAC_CSN_LD	
C15	LA10_N	FMC_DAC_CLRN	
C16	GND	GND	
C17	GND	GND	
C18	LA14_P	FMC_DAC1_SRO	
C19	LA14_N	FMC_DAC1_RFLAGN	
C20	GND	GND	
C21	GND	GND	
C22	LA18_P_CC	FMC_TACH_OUT_P	
C23	LA18_N_CC	FMC_TACH_OUT_N	
C24	GND	GND	
C25	GND	GND	
C26	LA27_P	FMC_DAC1_LDAC	
C27	LA27_N	N/C	
C28	GND	GND	
C29	GND	GND	
C30	SCL	FMC_SCL	
C31	SDA	FMC_SDA	
C32	GND	GND	
C33	GND	GND	
C34	GA0	FMC_G0	
C35	12P0V	12P0V	
C36	GND	GND	
C37	12P0V	12P0V	
C38	GND	GND	
C39	3P3V	3P3V	
C40	GND	GND	

8-	-	
D1	PG_C2M	FMC_PG_C2M
D2	GND	GND
D3	GND	GND
D4	GBTCLK0_M2C_P	N/C
D5	GBTCLK0_M2C_N	N/C
D6	GND	GND
D7	GND	GND
D8	LA01_P_CC	N/C
D9	LA01_N_CC	N/C
D10	GND	GND
D11	LA05_P	N/C
D12	LA05_N	N/C
D13	GND	GND
D14	LA09_P	N/C
D15	LA09_N	N/C
D16	GND	GND
D17	LA13_P	N/C
D18	LA13_N	N/C
D19	GND	GND
D20	LA17_P_CC	N/C
D21	LA17_N_CC	N/C
D22	GND	GND
D23	LA23_P	N/C
D24	LA23_N	N/C
D25	GND	GND
D26	LA26_P	N/C
D27	LA26_N	N/C
D28	GND	GND
D29	ТСК	N/C
D30	TDI	N/C
D31	TDO	N/C
D32	3P3VAUX	3P3V_AUX
D33	TMS	N/C
D34	TRST_L	N/C
D35	GA1	FMC_G1
D36	3P3V	3P3V
D37	GND	GND
D38	3P3V	3P3V
D39	GND	GND
D40	3P3V	3P3V





E1	GND	GND	
E2	HA01_P_CC	N/C	
E3	HA01_N_CC	N/C	
E4	GND	GND	
E5	GND	GND	
E6	HA05_P	N/C	
E7	HA05_N	N/C	
E8	GND	GND	
E9	HA09_P	N/C	
E10	HA09_N	N/C	
E11	GND	GND	
E12	HA13_P	N/C	
E13	HA13_N	N/C	
E14	GND	GND	
E15	HA16_P	N/C	
E16	HA16_N	N/C	
E17	GND	GND	
E18	HA20_P	N/C	
E19	HA20_N	N/C	
E20	GND	GND	
E21	HB03_P	N/C	
E22	HB03_N	N/C	
E23	GND	GND	
E24	HB05_P	N/C	
E25	HB05_N	N/C	
E26	GND	GND	
E27	HB09_P	N/C	
E28	HB09_N	N/C	
E29	GND	GND	
E30	HB13_P	N/C	
E31	HB13_N	N/C	
E32	GND	GND	
E33	HB19_P	N/C	
E34	HB19_N	N/C	
E35	GND	GND	
E36	HB21_P	N/C	
E37	HB21_N	N/C	
E38	GND	GND	
E39	VADJ	VADJ	
E40	GND	GND	

F1 PG_M2C PG_M2C F2 GND GND F3 GND GND F4 HA00_P_CC N/C F5 HA00_N_CC N/C F6 GND GND F7 HA04_P N/C F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F21 GND GND F22 HB02_P N/C F23 HB02_P N/C F24 GND GND F25 HB04_P N/C F26	0	x	·
F3 GND GND F4 HA00_P_CC N/C F5 HA00_N_CC N/C F6 GND GND F7 HA04_P N/C F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB08_P N/C F30	F1	PG_M2C	PG_M2C
F4 HA00_P_CC N/C F5 HA00_N_CC N/C F6 GND GND F7 HA04_P N/C F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_N N/C F20 HA19_N N/C F21 GND GND F22 HB02_N N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F30 GND GND F31 <td>F2</td> <td>GND</td> <td>GND</td>	F2	GND	GND
F5 HA00_N_CC N/C F6 GND GND F7 HA04_P N/C F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_N N/C F17 HA19_N N/C F18 GND GND F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB08_N N/C F30	F3	GND	GND
F6 GND GND F7 HA04_P N/C F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_N N/C F20 HA19_N N/C F21 GND GND F22 HB02_N N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB08_N N/C F27 GND GND F30 GND GND F31 HB12_P N/C F32	F4	HA00_P_CC	N/C
F7 HA04_P N/C F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB08_N N/C F27 GND GND F30 GND GND F31 HB12_P N/C F33 GND GND F34	F5	HA00_N_CC	N/C
F8 HA04_N N/C F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_N N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F32	F6	GND	GND
F9 GND GND F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35	F7	HA04_P	N/C
F10 HA08_P N/C F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F26 HB04_N N/C F27 GND GND F28 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 <td>F8</td> <td>HA04_N</td> <td>N/C</td>	F8	HA04_N	N/C
F11 HA08_N N/C F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37	F9	GND	GND
F12 GND GND F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_N N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37	F10	HA08_P	N/C
F13 HA12_P N/C F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_N N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 <td>F11</td> <td>HA08_N</td> <td>N/C</td>	F11	HA08_N	N/C
F14 HA12_N N/C F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_N N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 <td>F12</td> <td>GND</td> <td>GND</td>	F12	GND	GND
F15 GND GND F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F13	HA12_P	N/C
F16 HA15_P N/C F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_P N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_N N/C F38 HB20_N N/C F39 GND GND	F14	HA12_N	N/C
F17 HA15_N N/C F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_P N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F15	GND	GND
F18 GND GND F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F16	HA15_P	N/C
F19 HA19_P N/C F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F17	HA15_N	N/C
F20 HA19_N N/C F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F36 GND GND F37 HB20_N N/C F38 HB20_N N/C F39 GND GND	F18	GND	GND
F21 GND GND F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F19	HA19_P	N/C
F22 HB02_P N/C F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F20	HA19_N	N/C
F23 HB02_N N/C F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C	F21	GND	GND
F24 GND GND F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F22	HB02_P	N/C
F25 HB04_P N/C F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F23	HB02_N	N/C
F26 HB04_N N/C F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F24	GND	GND
F27 GND GND F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F25	HB04_P	N/C
F28 HB08_P N/C F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F26	HB04_N	N/C
F29 HB08_N N/C F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F27	GND	GND
F30 GND GND F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F28	HB08_P	N/C
F31 HB12_P N/C F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F29	HB08_N	N/C
F32 HB12_N N/C F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F30	GND	GND
F33 GND GND F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F31	HB12_P	
F34 HB16_P N/C F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F32	HB12_N	N/C
F35 HB16_N N/C F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F33	GND	GND
F36 GND GND F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F34	HB16_P	N/C
F37 HB20_P N/C F38 HB20_N N/C F39 GND GND	F35	HB16_N	N/C
F38 HB20_N N/C F39 GND GND	F36	GND	GND
F39 GND GND	F37	HB20_P	N/C
	F38	HB20_N	N/C
F40 VADJ VADJ	F39	GND	GND
	F40	VADJ	VADJ





G1	GND	GND
G2	CLK1_M2C_P	CLK1_M2C_P
G3	CLK1 M2C N	CLK1 M2C N
G4	GND	GND
G5	GND	GND
G6	LA00_P_CC	FMC_ADC0_SDI
G7	LA00_N_CC	FMC_ADC0_FSI_N
G8	GND	GND
G9	LA03_P	FMC_ADC1_SDI
G10	LA03_N	FMC_ADC1_FSI_N
G11	GND	GND
G12	LA08_P	FMC_ADC2_SDI
G13	LA08_N	FMC_ADC2_FSI_N
G14	GND	GND
G15	LA12_P	FMC_ADC3_SDI
G16	LA12_N	FMC_ADC3_FSI_N
G17	GND	GND
G18	LA16_P	FMC_ADC0_DRDY
G19	LA16_N	FMC_ADC0_SDO
G20	GND	GND
G21	LA20_P	FMC_ADC0_SCO
G22	LA20_N	FMC_ADC0_FSO_N
G23	GND	GND
G24	LA22_P	FMC_ADC1_DRDY
G25	LA22_N	FMC_ADC1_SDO
G26	GND	GND
G27	LA25_P	FMC_ADC1_SCO
G28	LA25_N	FMC_ADC1_FSO_N
G29	GND	GND
G30	LA29_P	FMC_PLL_SDIO
G31	LA29_N	FMC_ADC2_SDO
G32	GND	GND
G33	LA31_P	FMC_PLL_STATUS1
G34	LA31_N	FMC_PLL_SYNC1
G35	GND	GND
G36	LA33_P	N/C
G37	LA33_N	FMC_PLL_SYNC2
G38	GND	GND
G39	VADJ	VADJ
G40	GND	GND

H1	VREF_A_M2C	N/C	
H2	PRSNT_M2C_L	GND	
H3	GND	GND	
H4	CLK0_M2C_P	CLK0_M2C_P	
H5	CLK0_M2C_N	CLK0_M2C_N	
H6	GND	GND	
H7	LA02_P	FMC_ADC2_DRDY	
H8	LA02_N	FMC_ADC2_SDO	
H9	GND	GND	
H10	LA04_P	FMC_ADC2_SCO	
H11	LA04_N	FMC_ADC2_FSO_N	
H12	GND	GND	
H13	LA07_P	FMC_ADC3_DRDY	
H14	LA07_N	FMC_ADC3_SDO	
H15	GND	GND	
H16	LA11_P	FMC_ADC3_SCO	
H17	LA11_N	FMC_ADC3_FSO_N	
H18	GND	GND	
H19	LA15_P	N/C	
H20	LA15_N	N/C	
H21	GND	GND	
H22	LA19_P	N/C	
H23	LA19_N	N/C	
H24	GND	GND	
H25	LA21_P	FMC_ADC_RST_N	
H26	LA21_N	FMC_ADC_SYNC_N	
H27	GND	GND	
H28	LA24_P	FMC_PLL1_CS_N	
H29	LA24_N	FMC_PLL_SCLK	
H30	GND	GND	
H31	LA28_P	FMC_TRIGOUT_P	
H32	LA28_N	FMC_TRIGOUT_N	
H33	GND	GND	
H34	LA30_P	TRIG_SEL	
H35	LA30_N	EXT_CLK_SEL	
H36	GND	GND	
H37	LA32_P	REF_SEL	
H38	LA32_N	FMC_TEMP_ALERT	
H39	GND	GND	
H40	VADJ	VADJ	





J1	GND	GND	К1	VREF_B_M2C	N/C
J2	CLK3_BIDIR_P	CLK3_BIDIR_P	К2	GND	GND
J3	CLK3_BIDIR_N	CLK3_BIDIR_N	К3	GND	GND
J4	GND	GND	К4	CLK2_BIDIR_P	CLK2_BIDIR_P
J5	GND	GND	К5	CLK2_BIDIR_N	CLK2_BIDIR_N
J6	HA03_P	N/C	К6	GND	GND
J7	HA03_N	N/C	К7	HA02_P	N/C
J8	GND	GND	К8	HA02_N	N/C
19	HA07_P	N/C	К9	GND	GND
J10	HA07_N	N/C	K10	HA06_P	N/C
J11	GND	GND	K11	HA06_N	N/C
J12	HA11_P	N/C	K12	GND	GND
J13	HA11_N	N/C	K13	HA10_P	N/C
J14	GND	GND	K14	HA10_N	N/C
J15	HA14_P	N/C	K15	GND	GND
J16	HA14_N	N/C	K16	HA17_P_CC	N/C
J17	GND	GND	K17	HA17_N_CC	N/C
J18	HA18_P	N/C	K18	GND	GND
J19	HA18_N	N/C	K19	HA21_P	N/C
J20	GND	GND	К20	HA21_N	N/C
J21	HA22_P	N/C	K21	GND	GND
J22	HA22_N	N/C	K22	HA23_P	N/C
J23	GND	GND	K23	HA23_N	N/C
J24	HB01_P	N/C	K24	GND	GND
J25	HB01_N	N/C	K25	HB00_P_CC	N/C
J26	GND	GND	K26	HB00_N_CC	N/C
J27	HB07_P	N/C	K27	GND	GND
J28	HB07_N	N/C	K28	HB06_P_CC	N/C
J29	GND	GND	К29	HB06_N_CC	N/C
J30	HB11_P	N/C	К30	GND	GND
J31	HB11_N	N/C	K31	HB10_P	N/C
J32	GND	GND	K32	HB10_N	N/C
J33	HB15_P	N/C	K33	GND	GND
J34	HB15_N	N/C	К34	HB14_P	N/C
J35	GND	GND	K35	HB14_N	N/C
J36	HB18_P	N/C	K36	GND	GND
J37	HB18_N	N/C	K37	HB17_P_CC	N/C
J38	GND	GND	K38	HB17_N_CC	N/C
J39	VIO_B_M2C	N/C	K39	GND	GND
J40	GND	GND	К40	VIO_B_M2C	VADJ





Architecture and Features

The FMC-SDF module has four analog inputs that are simultaneously sampling channels of 24-bit, 625 KSPS A/D input. The A/D inputs have an input bandwidth up to 251KHz. There are two simultaneous D/A channels of 18-bit 476 KSPS output. Additional digital IO control bits from the FPGA are provided for application control and signaling.

Controls for triggering and clocks allow precise control over the collection of data. Trigger modes include frames of programmable size, external and software. Multiple FMC-SDF cards can sample simultaneously using external trigger inputs with synchronized sample clocks. The sample clock can be external or generated from the on-card PLL. The PLL can either use the on-card 10 MHz reference, or can use an external reference. When an external reference is used, the sample clock is synchronous to the reference.

All FMC modules produce hardware alerts that can be exploited by firmware and software tools to produce an on-screen alert mechanism. See below for further details.





Maximum Data Rates

The maximum data rates supported by the module are limited by the host modules PCI-e speed and or memory bandwidth.

It is important to qualify systems for performance when high data rates are required.





Cables

The FMC-SDF module uses ribbon cable assemblies for the analog I/O. The mating cable should have a Samtec connector and high impedance characteristic for best signal quality.

FMC Breakout

An FMC Breakout Board with or without a cable is available to make the FMC-SDF IO signals available on an external PCBA. There are several versions available for multiple requirements.

80350-0-L0	FMC BREAKOUT NO SMA CONNECTORS
80350-1-L0	FMC BREAKOUT ALL SMA CONNECTORS WITH 3 FT EQCD RIBBON
	COAXIAL CABLE
80350-4-L0	FMC BREAKOUT NO SMA NO CABLE
80350-5-L0	FMC BREAKOUT ALL SMA NO CABLE

The Pin Mapping between the FMC-SDF IO connector and FMC Breakout is shown in the table below.

FMC-SDF J2	SIGNAL	FMC Breakout	SIGNAL	FMC-Breakout Jack
Pin 3	CH3_P	Pin 3	DIFF_A0_N	A0_N
Pin 5	CH3_N	Pin 5	DIFF_A1_P	A1_P
Pin 9	CH2_P	Pin 9	DIFF_A2_P	A2_P
Pin 11	CH2_N	Pin 11	DIFF_A2_N	A2_N
Pin 15	CH1_P	Pin 15	DIFF_A3_N	A3_N
Pin 17	CH1_N	Pin 17	DIFF_A4_P	A4_P
Pin 21	CH0_P	Pin 21	DIFF_A5_P	A5_P
Pin 23	CH0_N	Pin 23	DIFF_A5_N	A5_N
Pin 31	TACH_P	Pin 31	DIFF_A7_N	A7_N
Pin 33	TACH_N	Pin 33	DIFF_A8_P	A8_P
Pin 37	EXT_CLK_P	Pin 37	DIFF_A9_P	A9_P
Pin 39	EXT_CLK_N	Pin 39	DIFF_A9_N	A9_N
Pin 38	EXT_TRIG_IN_P	Pin 38	DIFF_B9_P	B9_P
Pin 40	EXT_TRIG_IN_N	Pin 40	DIFF_B9_N	B9_N
Pin 26	DAC0	Pin 26	DIFF_B6_P	B6_P
Pin 30	DAC1	Pin 30	DIFF_B7_P	B7_P

NOTE 1: All SMA cases are connected to a common ground on the FMC Breakout Board.

NOTE 2: Unused pins on FMC-SDF J2 are all connected to FMC-SDF ground (AGND), but unused pins on FMC Breakout SAMTEC connector are open.

NOTE 3: FMC Breakout Board SAMTEC connector pins 41, 42, 43, and 44 are connected to FMC Breakout ground (GND).





FMC Hosts

FMC modules can be used in standard desktop system or compact PCI/PXIe using a host card. The host cards are software transparent.

PEX-COP (80284)	PEX7-COP (80382)	ePC-K7 (90502)
x8 PCIe FMC host with Virtex-6	x8 PCIe FMC host with Kintex 7	Windows/Linux embedded PC
FPGA	FPGA	8x USB, GbE, cable PCIe, VGA
		High speed x8 interconnect between modules
		GPS disciplined, programmable sample clocks
		and triggers to FMCs
		1500 MB/s, 4 TB datalogger
		9-18V operation
	PEX7 COP	

IMPORTANT NOTICES

Interconnect Systems International, LLC Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Interconnect Systems International, LLC's terms and conditions of sale supplied at the time of order acknowledgment.

Interconnect Systems International, LLC warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Interconnect Systems International, LLC's standard warranty. Testing and other quality control techniques are used to the extent Interconnect Systems International, LLC deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Interconnect Systems International, LLC assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using Interconnect Systems International, LLC products. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.





Interconnect Systems International, LLC does not warrant or represent that any license, either express or implied, is granted under any Interconnect Systems International, LLC patent right, copyright, mask work right, or other Interconnect Systems International, LLC intellectual property right relating to any combination, machine, or process in which Interconnect Systems International, LLC products or services are used. Information published by Interconnect Systems International, LLC regarding third-party products or services does not constitute a license from Interconnect Systems International, LLC to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Interconnect Systems International, LLC under the patents or other intellectual property of Interconnect Systems International, LLC.

Reproduction of information in Interconnect Systems International, LLC data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice.

Interconnect Systems International, LLC is not responsible or liable for such altered documentation. Resale of Interconnect Systems International, LLC products or services with statements different from or beyond the parameters stated by Interconnect Systems International, LLC for that product or service voids all express and any implied warranties for the associated Interconnect Systems International, LLC product or service and is an unfair and deceptive business practice. Interconnect Systems International, LLC is not responsible or liable for any such statements.

USA Compliance Notice: This device has not been authorized as required by the rules of the Federal Communications Commission. This device is not, and may not be, offered for sale or lease, or sold or leased, until authorization is obtained.

EU Compliance Notice: This equipment may not be made available on the market and/or put into service until it has been brought into conformity with the EU directive(s), specifically the 'Blue Guide' on the implementation of EU products rules.

For further information on Interconnect Systems International, LLC products and support see our web site:

www.isipkg.com

Mailing Address: Interconnect Systems International, LLC, Inc.

741 Flynn Road, Camarillo, CA 93012

Copyright © 2019 ISI LLC, a Molex company